<u>REMARKS</u>

In the present Office Action, claims 33-113 were examined. Claims 33-37, 52-62, 91-97, 112 and 113 were rejected by the Examiner. Claims 38-51, 63-90 and 98-111 were objected to and no claims were allowed.

By this Response no claims have been amended, no claims have been canceled, and no claims have been added. Accordingly, claims 33 to 113 are presented for further examination. No new matter has been added. By this Amendment, claims 33-113 are believed to be in condition for allowance.

Explanation of Above Amendments

In the present office action, the Examiner rejected claims 33 to 27 and 93 to 97 under 35 U.S.C. §102(e) as being anticipated by <u>Maehara et al.</u> (U.S. Patent No. 6,075,715). In making this rejection, the Examiner stated the following:

"Regarding claims 33-35, 93-95, Maehara et al. (Fig. 30) disclose an electrical circuit comprising: a power source (1); elements (C3, La, T1) can be broadly reads as a load; a switching bridge (Q1,Q2); a bridge capacitor (C1), diodes (D1, D2), wherein the connections between these elements are inherently disclosed.

Regarding claims 36, 37, 96, 97, wherein switches are bipolar transistors."

As previously mentioned in the Response dated January 7, 2004, to an earlier Office Action, wherein the Examiner made a similar rejection under 35 U.S.C. §103(b), Maehara et al. differs from the present claims in many ways.

There are huge differences in the principle of the operation between circuits described in <u>Maehara et al.</u> and the boost bridge amplifier of claims 33-37 and the boost bridge amplifier of claims 93-97. For example, one resonant circuit of <u>Maehara et al.</u> is formed from the load circuitry (3) reflected to primary of the transformer T1, primary of the transformer T1 and the second capacitor C2 of small value, through switch Q2 and diode D2, or through the first capacitor C1, switch Q1 and diode D1. (See claim 1 of the reference.)

Another resonant circuit of <u>Maehara et al.</u> is formed from the load circuitry (3), the inductance circuit and the second capacitor C2 of small value, through switch Q2 and diode D2, or through the first capacitor C1, switch Q1 and diode D1. (See claim 2.)

Furthermore, Fig. 7 and Fig. 8 of <u>Maehara et al.</u> disclose timing diagrams with extremely variable capacitor C2 voltage VC2, due to the operation in resonance.

In contrast, Figs. 11, 14, 17 and 20 of the present specifications and appropriate claims 33, 34, 35, 93, 94 and 95 of the present invention are directed to circuit of load 5 comprising resistance and smoothing inductance connected in series.

In addition, the power supply 1 of the present invention is a DC power supply with constant voltage which is contrary to extremely variable capacitor C2 voltage VC2, used in Maehara et al..

Therefore, it is quite clear that the operation of claimed boost bridge amplifier of the present invention is free from any resonances utilized in Maehara et al. It should be noted that the ordinary skilled artisan in this field of power electronics would clearly recognize the differences between resonant (as illustrated by Maehara et al.) and non-resonant converters (such as the present invention). This demarcation is shown in the following book: Ned Mohan, Tore M. Undeland, William P. Robbins; "Power Electronics: Converters, Applications and Design"; 3rd Edition, John Wiley and Sons, October 2002. Note that this book has separate chapters directed to these two different types of converters (see Chapters 8 and 9).

Stated another way, independent claims 33 and 93 of the present application utilize less number of elements to operate than <u>Maehara et al.</u> Furthermore, neither one of circuits disclosed in <u>Maehara et al.</u> will operate with DC power source (1) alone, since all of them require an additional element: the capacitor C2 of small value. Therefore, claims 33-37, 93-97 are not anticipated by <u>Maehara et al.</u>, and are patentable together with claims 112 and 113 are patentable.

Rejections under 35 USC §103

The Examiner rejected claim 52-62, 91, 92 and 113 under 35 U.S.C. §103(a) as being obvious and unpatentable in view of Maehara et al. In making this obviousness rejection, the Examiner stated the following:

"Regarding claims 52, 53, 91, 92, 112, 113, Maehara et al. disclose the claimed invention except the specific load as claimed. However, such as load would have been considered a matter of design choice in the absence of unexpected results if not an intended use of the invention, wherein Maehara et al. disclose a specific load as discharge lamp. Regarding claims 54-56, 58, 59, Maehara et al. disclose the claimed invention an output filter having the connection thereof. Maehara et al. (Fig. 30) disclose a electrical circuit comprising: a power source (1); a load (C3, La, T1); a switching bridge (Q1, Q2); a bridge capacitor (C1); a filtering capacitor (C4); diodes (D1, D2), wherein the connections between these elements are inherently disclosed. However, it is known in the art that addition of a known type filter will only enhance circuit operation, such as filtering out noise or improving output signal. As such, adding a filter to a circuit would have been considered a matter of design choice/engineering.

Regarding claims 57, 60-62, wherein switches are bipolar transistors."

Applicant respectfully traverses this rejection for the following reasons.

Please find attached with this response slides accompanying the Chapter 19 Resonant Conversion prepared by Prof. Dr. R. W. Erickson from his famous book, "Fundamentals of Power Electronics", teaching the specifics of the operation of resonant power converters (used in Maehara et al.), as well as Chapter 6 Converter Circuits from the same source, teaching the operation of non-resonant converters (used in this patent application).

It is obvious that there is not a single one schematic of non-resonant converters in Chapter 6 having a resonant capacitor in parallel with the power source, while ALL parallel resonant converters in Chapter 19 have a resonant capacitor (like C2 in Maehara et al.) in parallel with diode bridge.

Since Maehara et al. requires at least one additional element to operate and has completely different operating principle in comparison with our invention, this difference alone should be sufficient to grant this U.S. Patent.

First, the arguments made in response to previous rejection are also applicable here.

Present claims 52, 91 and 113 are limited to a dual voice coil loudspeaker as load (5). This type of load provides special effects on the power supply (1) current and generated average force, disclosed in the description (see page 11, lines 1 to 17 of underlying PCT Appl. WO01/01554). Since these effects cannot be provided by Maehara et al., claims 52, 91 and 112 should not be rejected as being obvious over its teachings for this reason alone.

Present claims 53, 92 and 113 also are limited to three-phase electric motor as load (5). This type of load provides special effects on power supply (1) current and generated average force, disclosed in the description (see page 12, lines 17 to 31, and page 13, lines 1 to 3 of WO01/01554). Since these effects cannot be provided by Maehara et al., claims 53, 92 and 113 should not be rejected as being obvious.

Present claims 36, 37, 57, 60, 61, 62, 96 and 97 circuits described in claims 35, 34, 56, 59, 58, 55, 95 and 94, are further limited utilization of semiconductor switches as active switches. Since claims 36, 37, 57, 60, 61, 62, 96 and 97 are dependent upon, respectively, and those dependent claims incorporate those unobvious features that should not be rejected.

In the first paragraph of the present Office Action, the Examiner commented that Applicant had previously argued that "load (5) is <u>directly coupled</u> with the power supply (1) allowing DC current through load (5) for supplying switching bridge (3)", but argued that claims 33, 54 and 93 are so limited. The Examiners comments have been considered, but it is believed that the claim language in these claims "the first node of said power supply (1) is connected to the first node of each phase of said load (5)" is proper. While the language in the specification referring to Fig. 2 talks about <u>directly</u> connecting the load (5) to the power supply (1), there are other embodiments that talk about the inclusion of other structures (e.g. an input filter) between the power supply and the load.

Applicant is pleased to see that claims 38-51, 63-90 and 98-111 are allowable. At the present time, for cost considerations, Applicant will not make claims 38, 63 and 98 into independent claims at this time.

Accordingly, Applicant submits that the cites referenced, does not anticipate or make obvious the invention as presently claimed and that the application is now in condition for allowance. Therefore, Applicant respectfully requests reconsideration and further examination of the application and the Examiner is respectfully requested to take such proper actions so that a patent will issue herefrom as soon as possible.

If the Examiner has any questions or believes that a discussion with Applicant's attorney would expedite prosecution, the Examiner is invited and encouraged to contact the undersigned at the telephone number below.

Please apply any credits or charge any deficiencies to our Deposit Account No. 23-1665.

Respectfully submitted, M. Prokin et al.

January 31, 2005

William A. Simons, Reg. No. 27,096

CONTACT INFORMATION:

Wiggin and Dana LLP One Century Tower New Haven, CT 06508-1832 Telephone: (203) 498-4502 Facsimile: (203) 782-2889 Email: wsimons@wiggin.com

APPENDIX:

Dr. R. W. Erickson, "Fundamentals of Power Electronics", Chapter 6, Converter Circuits, 100pp.


Dr. R. W. Erickson, "Fundamentals of Power Electronics", Chapter 19, Resonant Conversion, 87pp.

\15365\1\499180.1

Chapter 6. Converter Circuits

- 6.1. Circuit manipulations
- 6.2. A short list of converters
- 6.3. Transformer isolation
- 6.4. Converter evaluation and design
- 6.5. Summary of key points

- Where do the boost, buck-boost, and other converters originate?
- How can we obtain a converter having given desired properties?
- What converters are possible?
- How can we obtain transformer isolation in a converter?
- For a given application, which converter is best?



Begin with buck converter: derived in chapter 1 from first principles

- Switch changes dc component, low-pass filter removes switching harmonics
- Conversion ratio is M = D


Chapter 6: Converter circuits

6.1.1. Inversion of source and load

Interchange power input and output ports of a converter


Buck converter example

 $V_2 = DV_1$



Inversion of source and load


Interchange power source and load:



Realization of switches as in chapter 4


- Reversal of power flow requires new realization of switches
- Transistor conducts when switch is in position 2
- Interchange of D and D'

$$V_1 = \frac{1}{D'} V_2$$




Inversion of buck converter yields boost converter

6.1.2. Cascade connection of converters




Example: buck cascaded by boost




$$\frac{V_g}{V_g} = \frac{V}{1 - D}$$

Buck cascaded by boost: simplification of internal filter


remove capacitor C_I



combine inductors L_I and L_2



Noninverting buck-boost converter



Fundamentals of Power Electronics

Reversal of output voltage polarity

subinterval 1

subinterval 2


noninverting buck-boost

inverting buck-boost


Fundamentals of Power Electronics

Reduction of number of switches: inverting buck-boost





One side of inductor always connected to ground -- hence, only one SPDT switch needed:



$$\frac{V}{V_g} = -\frac{D}{1 - D}$$

 Properties of buck-boost converter follow from its derivation as buck cascaded by boost Equivalent circuit model: buck 1:D transformer cascaded by boost D':1 transformer


Pulsating input current of buck converter

Pulsating output current of boost converter

Other cascade connections are possible

Cuk converter: boost cascaded by buck

Treat inductor and SPDT switch as threeterminal cell:



Three-terminal cell can be connected between source and load in three nontrivial distinct ways:


a-A b-B c-C buck converter

boost converter

a-C b-A c-B

a-A b-C c-B buck-boost converter

A capacitor and SPDT switch as a three-terminal cell:




Three-terminal cell can be connected between source and load in three nontrivial distinct ways:

buck converter with L-C input filter a-A b-B c-C

boost converter with L-C output filter a-C b-A c-B

a-A b-C c-B Cuk converter

6.1.4. Differential connection of load




Differential load voltage is

$$V = V_1 - V_2$$

output voltage V can be The outputs V_I and V_2 may both be positive, positive or negative. but the differential

Differential connection using two buck converters



Converter #1 transistor driven with duty cycle D

Converter #2 transistor driven with duty cycle complement D'

Differential load voltage


$$V = DV_g - D'V_g$$

Simplify:


$$V = (2D - 1) V_g$$

differentially-connected buck converters Conversion ratio M(D),


$$V = (2D - 1) V_g$$



differentially-connected buck converters Simplification of filter circuit,



differentially-connected buck converters Simplification of filter circuit,



Fundamentals of Power Electronics

Chapter 6: Converter circuits

With balanced 3ø load, neutral voltage is

$$V_n = \frac{1}{3} \left(V_1 + V_2 + V_3 \right)$$


Phase voltages are

$$V_{an} = V_1 - V_n$$

$$V_{bn} = V_2 - V_n$$

$$V_{cn} = V_3 - V_n$$


Control converters such that their output voltages contain the same dc biases. This dc voltages contain no dc bias. neutral point Vn. It then bias will appear at the cancels out, so phase



Fundamentals of Power Electronics

3ø differential connection of three buck converters

Re-draw for clarity:



"Voltage-source inverter" or buck-derived three-phase inverter

An infinite number of converters are possible, which contain switches embedded in a network of inductors and capacitors

Two simple classes of converters are listed here:

- inductor. The switching period is divided into two subintervals. Single-input single-output converters containing a single This class contains eight converters.
- The switching period is divided into two subintervals. Several of Single-input single-output converters containing two inductors. the more interesting members of this class are listed.

Single-input single-output converters containing one inductor

- manner during first subinterval and in another during second subinterval Use switches to connect inductor between source and load, in one
- There are a limited number of ways to do this, so all possible combinations can be found
- After elimination of degenerate and redundant cases, eight converters are found:

dc-dc converters

buck boost buck-boost

noninverting buck-boost

dc-ac converters

bridge

Watkins-Johnson

ac-dc converters


current-fed bridge


inverse of Watkins-Johnson

Converters producing a unipolar output voltage


1 Buck

$$M(D) = D$$





 $M(D) = \frac{1}{1 - D}$



Chapter 6: Converter circuits


3. Buck-boost


$$M(D) = -\frac{D}{1 - D}$$

$$M(D) = -\frac{D}{1 - D}$$

4. Noninverting buck-boost


$$M(D) = \frac{D}{1 - D}$$







Converters producing a bipolar output voltage suitable as dc-ac inverters


M(D) = 2D - 15. Bridge







Q







Converters producing a bipolar output voltage suitable as ac-dc rectifiers












7. Current-fed bridge



 $M(D) = \frac{D}{2D - 1}$

8. Inverse of Watkins-Johnson







Several members of the class of two-inductor converters

1. Cuk

$$M(D) = -\frac{D}{1-D}$$














2. SEPIC
















Chapter 6: Converter circuits

Objectives:


- Isolation of input and output ground connections, to meet safety requirements
- Reduction of transformer size by incorporating high frequency isolation transformer inside converter
- large step-up or step-down conversion ratio is needed Minimization of current and voltage stresses when a use transformer turns ratio
- Obtain multiple output voltages via multiple transformer secondary windings and multiple converter secondary circuits





Chapter 6: Converter circuits

- Models magnetization of transformer core material
- Appears effectively in parallel with windings
- If all secondary windings are disconnected, then primary winding behaves as an inductor, equal to the magnetizing inductance
- At dc: magnetizing inductance tends to short-circuit. Transformers cannot pass dc voltages
- Transformer saturates when magnetizing current i_M is too large



Volt-second balance in L_M

The magnetizing inductance is a real inductor, obeying


$$v_1(t) = L_M \frac{di_M(t)}{dt}$$

ntegrate:

$$i_{\mathcal{M}}(t) - i_{\mathcal{M}}(0) = \frac{1}{L_{\mathcal{M}}} \int_{0}^{r} \nu_{1}(\tau) d\tau$$

Magnetizing current is determined by integral of the applied winding voltage. The magnetizing current and the winding currents are independent quantities. Volt-second balance applies: in steady-state, $i_M(T_s) = i_M(0)$, and hence

$$0 = \frac{1}{T_s} \int_0^{T_s} \nu_1(t) \ dt$$





Transformer reset

- "Transformer reset" is the mechanism by which magnetizing inductance volt-second balance is obtained
- The need to reset the transformer volt-seconds to zero by the end of each switching period adds considerable complexity to converters
- To understand operation of transformer-isolated converters:
- replace transformer by equivalent circuit model containing magnetizing inductance
- analyze converter as usual, treating magnetizing inductance as any other inductor
- apply volt-second balance to all converter inductors, including magnetizing inductance


6.3.1. Full-bridge and half-bridge isolated buck converters

Full-bridge isolated buck converter





Full-bridge: waveforms



- During first switching period: transistors Q_I and Q_4 conduct for time DT_s , applying voltseconds V_g DT_s to primary winding
- During next switching period: transistors Q_2 and Q_3 conduct for time DT_s , applying voltseconds $-V_g$ DT_s to primary winding
- Transformer volt-second balance is obtained over two switching periods
- Effect of nonidealities?

Effect of nonidealities on transformer volt-second balance

Volt-seconds applied to primary winding during first switching period:

 $(V_g - (Q_I \text{ and } Q_4 \text{ forward voltage drops}))(Q_I \text{ and } Q_4 \text{ conduction time})$

Volt-seconds applied to primary winding during next switching period:

 $-(V_g-(Q_2 \text{ and } Q_3 \text{ forward voltage drops}))(Q_2 \text{ and } Q_3 \text{ conduction time})$

These volt-seconds never add to exactly zero.


Net volt-seconds are applied to primary winding

Magnetizing current slowly increases in magnitude

Saturation can be prevented by placing a capacitor in series with primary, or by use of current programmed mode (chapter 11)

Chapter 6: Converter circuits

Operation of secondary-side diodes



- During second (D')
 subinterval, both
 secondary-side diodes
 conduct
- Output filter inductor current divides approximately equally between diodes
- Secondary amp-turns add to approximately zero
- Essentially no net magnetization of transformer core by secondary winding currents


0.5 i


0.5 i

 $i_{DS}(t)$

conducting Q_1 devices: Q_4

Volt-second balance on output filter inductor







- Replace transistors Q_3 and Q_4 with large capacitors
- Voltage at capacitor centerpoint is $0.5 V_{\scriptscriptstyle g}$
- $v_s(t)$ is reduced by a factor of two
- M = 0.5 nD

Chapter 6: Converter circuits


6.3.2. Forward converter




- Buck-derived transformer-isolated converter
- Single-transistor and two-transistor versions
- Maximum duty cycle is limited
- Transformer is reset while transistor is off




Forward converter: waveforms




- Magnetizing current, in conjunction with diode D_I, operates in discontinuous conduction mode
- Output filter inductor, in conjunction with diode D₃, may operate in either CCM or DCM




Subinterval 2: transformer reset





Magnetizing inductance volt-second balance



 $\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1 / n_2) + D_3(0) = 0$

From magnetizing current volt-second balance:

$$\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1/n_2) + D_3(0) = 0$$

Solve for D_2 :

$$D_2 = \frac{n_2}{n_1} D$$

 D_3 cannot be negative. But $D_3 = 1 - D - D_2$. Hence


$$D_3 = 1 - D - D_2 \ge 0$$

$$D_3 = 1 - D\left(1 + \frac{n_2}{n_1}\right) \ge 0$$

Solve for D

$$D \le \frac{1}{1 + \frac{n_2}{n_1}}$$
 for $n_1 = n_2$: $D \le \frac{1}{2}$


magnetizing current waveforms, for $n_1 = n_2$



Fundamentals of Power Electronics

Chapter 6: Converter circuits

Conversion ratio M(D)



Fundamentals of Power Electronics

Maximum duty cycle vs. transistor voltage stress

Maximum duty cycle limited to

$$D \le \frac{1}{1 + \frac{n_2}{n}}$$

which can be increased by increasing the turns ratio n_2 / n_1 . But this increases the peak transistor voltage:


$$\max \nu_{Q1} = V_g \left(1 + \frac{n_1}{n_2} \right)$$

For
$$n_I = n_2$$

 $D \le \frac{1}{2}$


$$\max \nu_{Q1} = 2V_g$$


The two-transistor forward converter



$$V = nDV_g \qquad D \le \frac{1}{2}$$

$$\max \nu_{Q1} = \max \nu_{Q2} = V_g$$






- Used with low-voltage inputs
- Secondary-side circuit identical to full bridge
- As in full bridge, transformer volt-second balance is obtained over two switching periods

 Effect of nonidealities on
 - Effect of nonidealities on transformer volt-second balance?
- Current programmed control can be used to mitigate transformer saturation problems. Duty cycle control not recommended.


Fundamentals of Power Electronics

6.3.4. Flyback converter


buck-boost converter:




construct inductor winding using two parallel wires:




Isolate inductor windings: the flyback converter



Flyback converter having a 1:n turns ratio and positive output:






- A two-winding inductor
- Symbol is same as transformer, but function differs significantly from ideal transformer
- Energy is stored in magnetizing inductance
- Magnetizing inductance is relatively small
- Current does not simultaneously flow in primary and secondary windings
- Instantaneous winding voltages follow turns ratio
- Instantaneous (and rms) winding currents do not follow turns ratio
- Model as (small) magnetizing inductance in parallel with ideal transformer

Chapter 6: Converter circuits

Fundamentals of Power Electronics

Subinterval 1




CCM: small ripple approximation leads to

$$v_L = V_g$$

$$i_C = -\frac{V}{R}$$

$$i = I$$


Subinterval 2



 $z|\zeta$

 $i_c=rac{i}{n}-rac{\nu}{R}$ $i_c=rac{i}{n}-rac{\nu}{R}$ $i_g=0$ CCM: small ripple approximation leads to

approximation leads t $v_L = -\frac{V}{n}$ $i_C = \frac{I}{n} - \frac{V}{n}$



Volt-second balance:

$$\left\langle v_L \right\rangle = D\left(V_g\right) + D'\left(-\frac{V}{n}\right) = 0$$

Conversion ratio is

$$M(D) = \frac{V}{V_g} = n \frac{D}{D'}$$

Charge balance:

$$\langle i_C \rangle = D \left(-\frac{V}{R} \right) + D' \left(\frac{I}{n} - \frac{V}{R} \right) = 0$$


Dc component of magnetizing current is


$$I = \frac{nV}{D'R}$$

Dc component of source current is

$$I_g = \left\langle i_g \right\rangle = D\left(I\right) + D'\left(0\right)$$

Equivalent circuit model: CCM Flyback





- Widely used in low power and/or high voltage applications
- Low parts count
- Multiple outputs are easily obtained, with minimum additional parts
- Cross regulation is inferior to buck-derived isolated converters
- Often operated in discontinuous conduction mode
- DCM analysis: DCM buck-boost with turns ratio


Chapter 6: Converter circuits

- derived, by inversion of source and load of buck-derived isolated A wide variety of boost-derived isolated dc-dc converters can be converters:
- full-bridge and half-bridge isolated boost converters
- inverse of forward converter: the "reverse" converter
- push-pull boost-derived converter


converters are the most popular, and are briefly discussed here. Of these, the full-bridge and push-pull boost-derived isolated

Chapter 6: Converter circuits

Full-bridge transformer-isolated boost-derived converter



- Circuit topologies are equivalent to those of nonisolated boost converter
- With 1:1 turns ratio, inductor current i(t) and output current $i_o(t)$ waveforms are identical to nonisolated boost converter



- As in full-bridge buck topology, transformer voltsecond balance is obtained over two switching periods.
- During first switching period: transistors Q_I and Q_4 conduct for time DT_s , applying volt-seconds VDT_s to secondary winding.
- During next switching period: transistors Q_2 and Q_3 conduct for time DT_s , applying volt-seconds $-VDT_s$ to secondary winding.

waveform:

 $V_g - V/n$

 $V_g - V/n$

i(t)

$$\langle v_L \rangle = D (V_g) + D' (V_g - V / n) = 0$$

Solve for M(D):

$$M(D) = \frac{V}{V_g} = \frac{n}{D'}$$

—boost with turns ratio *n*

0000

07070704


0001

07070707


conducting devices:

 DT_s


Push-pull boost-derived converter




$$M(D) = \frac{V}{V_o} = \frac{n}{D'}$$



Basic nonisolated SEPIC



Isolated SEPIC




$$M(D) = \frac{V}{V_g} = \frac{nD}{D'}$$

i,(t) ↑

 I_I

12




 $-DT_s$


 $-DT_s-$

Inverse SEPIC











Fundamentals of Power Electronics

Nonisolated Cuk converter




Split capacitor C_I into series capacitors C_{Ia} and C_{Ib}



Insert transformer between capacitors C_{Ia} and C_{Ib}

$$M(D) = \frac{V}{V_g} = \frac{n D}{D'}$$



Discussion

- Capacitors C_{Ia} and C_{Ib} ensure that no dc voltage is applied to transformer primary or secondary windings
- current and negligible energy storage within the magnetizing inductance Transformer functions in conventional manner, with small magnetizing

For a given application, which converter topology is best?

There is no ultimate converter, perfectly suited for all possible applications

Trade studies

- Rough designs of several converter topologies to meet the given specifications
- An unbiased quantitative comparison of worst-case transistor currents and voltages, transformer size, etc.

Comparison via switch stress, switch utilization, and semiconductor

Spreadsheet design

- Largest single cost in a converter is usually the cost of the active semiconductor devices
- semiconductor devices often dominate the other sources of loss Conduction and switching losses associated with the active

comparing the voltage and current stresses imposed on the active This suggests evaluating candidate converter approaches by semiconductor devices.

minimization of the total silicon area required to realize the power Minimization of total switch stresses leads to reduced loss, and to devices of the converter.

In a converter having k active semiconductor devices, the total active switch stress S is defined as

$$S = \sum_{j=1}^k V_j I_j$$

where

 V_j is the peak voltage applied to switch j,

 I_j is the rms current applied to switch j (peak current is also sometimes used).

In a good design, the total active switch stress is minimized.

Active switch utilization U

It is desired to minimize the total active switch stress, while maximizing the output power P_{load} .

The active switch utilization U is defined as

$$U = \frac{P_{load}}{S}$$

The active switch utilization is the converter output power obtained per measures how well a converter utilizes its semiconductor devices. unit of active switch stress. It is a converter figure-of-merit, which

Active switch utilization is less than 1 in transformer-isolated converters, and is a quantity to be maximized. Converters having low switch utilizations require extra active silicon area, and operate with relatively low efficiency.

Active switch utilization is a function of converter operating point.

CCM flyback example: Determination of S

During subinterval 2, the transistor blocks voltage $V_{QI,pk}$ equal to V_g plus the reflected load voltage:


$$V_{Q1,pk} = V_g + V/n = \frac{V_g}{D'}$$


Transistor current coincides with $i_{g}(t)$. RMS value is

$$I_{\mathcal{Q}_{1,rms}} = I\sqrt{D} = \frac{P_{load}}{V_g\sqrt{D}}$$

Switch stress S is

$$S = V_{Q1,pk} I_{Q1,rms} = (V_g + V / n) (I \sqrt{D})$$





Express load power P_{load} in terms of V and I:

$$P_{load} = D' V \frac{I}{n}$$

Previously-derived expression for S:

$$\int_{\mathcal{S}} \frac{I:D}{I} = \int_{\mathcal{S}} \frac{D':n}{I} + \int_{\mathcal{S}} \frac{I}{I} = \int_{\mathcal{S}} \frac{I}{I} + \int_{\mathcal{S}} \frac{I}{I} + \int_{\mathcal{S}} \frac{I}{I} = \int_{\mathcal{S}} \frac{I}{I} + \int_{\mathcal{S}} \frac{I}{I} = \int_{\mathcal{S$$

$$S = V_{Q^{1,pk}} I_{Q^{1,rms}} = (V_g + V / n) (I \sqrt{D})$$

Hence switch utilization U is

$$U = \frac{P_{load}}{S} = D' \sqrt{D}$$

Flyback example: switch utilization U(D)


For given V, V_g , P_{load} , the designer can arbitrarily choose D. The turns ratio n must then be chosen according to

$$n = \frac{V}{V_g} \frac{D'}{D}$$

Single operating point design: choose D = 1/3.

small D leads to large transistor current

large *D* leads to large transistor voltage



Fundamentals of Power Electronics

Comparison of switch utilizations of some common converters

Table 6.1. Active switch utilizations of some common dc-dc converters, single operating point.

Converter	U(D)	max <i>U(D)</i>	$\max_{OCCurs} U(D)$
Buck	Δ	1	1
Boost	$\frac{D'}{\sqrt{D}}$	8	0
Buck-boost, flyback, nonisolated SEPIC, isolated SEPIC, nonisolated Cuk, isolated Cuk	$D'\sqrt{D}$	$\frac{2}{3\sqrt{3}} = 0.385$	
Forward, $n_1 = n_2$	$\frac{1}{2}\sqrt{D}$	$\frac{1}{2\sqrt{2}} = 0.353$	1 5
Other isolated buck-derived converters (full-bridge, half-bridge, push-pull)	<u>2,75</u>	$\frac{1}{2\sqrt{2}} = 0.353$	1
Isolated boost-derived converters (full bridge, push-pull)	$\frac{D'}{2\sqrt{1+D}}$	2 1	0

- Increasing the range of operating points leads to reduced switch utilization
- Buck converter

can operate with high switch utilization (U approaching 1) when D is close to 1

Boost converter

can operate with high switch utilization (U approaching ∞) when D is close to 1

- Transformer isolation leads to reduced switch utilization
- Buck-derived transformer-isolated converters

 $U \leq 0.353$

should be designed to operate with D as large as other considerations allow

transformer turns ratio can be chosen to optimize design

Nonisolated and isolated versions of buck-boost, SEPIC, and Cuk converters

 $U \le 0.385$

Single-operating-point optimum occurs at D = 1/3

Nonisolated converters have lower switch utilizations than buck or boost

Isolation can be obtained without penalizing switch utilization

$$\left(\begin{array}{c} semiconductor\ cost \\ per\ rated\ kVA \\ \end{array}\right) = \frac{\left(\begin{array}{c} semiconductor\ device\ cost \\ per\ rated\ kVA \\ \end{array}\right)}{\left(\begin{array}{c} voltage \\ derating \\ factor \end{array}\right) \left(\begin{array}{c} converter \\ switch \\ tilization \end{array}\right)}$$

product of rated blocking voltage and rms current, in \$/kVA. Typical (semiconductor device cost per rated kVA) = cost of device, divided by values are less than \$1/kVA (voltage derating factor) and (current derating factor) are required to obtain reliable operation. Typical derating factors are 0.5 - 0.75


Typical cost of active semiconductor devices in an isolated dc-dc converter: \$1 - \$10 per kW of output power. Given ranges of $V_{
m g}$ and P_{load} , as well as desired value of V and other quantities such as switching frequency, ripple, etc., there are two basic engineering design tasks:

- Compare converter topologies and select the best for the given specifications
- Optimize the design of a given converter

of the steady-state converter analyses of chapters 1-6 can be entered, A computer spreadsheet is a very useful tool for this job. The results and detailed design investigations can be quickly performed:

- Evaluation of worst-case stresses over a range of operating
- Evaluation of design tradeoffs

Specifications		 Input voltage: rectified 230Vrms
maximum input voltage V_{\circ}	390V	±20%
$rac{1}{2}$ minimum input voltage $V_{ m g}$	260V	 Regulated output of 15V
output voltage V	15V	 Rated load power 200W
maximum load power P _{load}	200W	 Must operate at 10% load
minimum load power P _{load}	20W	 Select switching frequency of
switching frequency f_s	100kHz	100kHz
maximum output ripple $\Delta \nu$	0.1V	 Output voltage ripple ≤ 0.1V


Compare single-transistor forward and flyback converters in this application Specifications are entered at top of spreadsheet 

Design variables

- reset winding turns ratio n_2/n_1
- turns ratio n_3 / n_1
- inductor current ripple Ai
- 2A ref to sec

0.125

 Design for CCM at full load; may operate in DCM at light load



Design variables

turns ratio n_2 / n_1

inductor current ripple Δi

3A ref to sec

0.125

Design for CCM at full load; may operate in DCM at light load

Enter results of converter analysis into spreadsheet (Forward converter example)

Maximum duty cycle occurs at minimum $V_{
m g}$ and maximum P_{load} . Converter then operates in CCM, with

$$D = \frac{n_1}{n_3} \frac{V}{V_g}$$

Inductor current ripple is

$$\Delta i = \frac{D' V T_s}{2 L}$$

Solve for L:

$$L = \frac{D' \ V \ T_s}{2 \ \Delta i}$$

 Δi is a design variable. For a given Δi , the equation above can be used to determine L. To ensure CCM operation at full load, Δi should be less than the full-load output current. ${\mathcal C}$ can be found in a similar manner.

Forward converter example, continued

Check for DCM at light load. The solution of the buck converter operating in DCM is

$$V = \frac{n_3}{n_1} V_g \frac{2}{\sqrt{1 + 4K/D^2}}$$

with
$$K = 2L/RT_s$$
, and $R = V^2/P_{load}$

These equations apply equally well to the forward converter, provided that all quantities are referred to the transformer secondary side.

Solve for D:

$$D = \frac{2\sqrt{K}}{\sqrt{\left(\frac{2n_3V_g}{n_1V} - 1\right)^2 - 1}} \quad \text{in DCM} \qquad D = \frac{n_1}{n_3} \frac{V}{V_g} \quad \text{in CCM}$$

values calculated by the CCM and DCM equations above. Minimum Dat a given operating point, the actual duty cycle is the small of the occurs at minimum P_{load} and maximum V_{g} . Worst-case component stresses can now be evaluated.

Peak transistor voltage is

$$\max \nu_{Q^1} = V_g \left(1 + \frac{n_1}{n_2} \right)$$

Rms transistor current is

$$I_{Q1, \, rms} = \frac{n_3}{n_1} \sqrt{D} \, \sqrt{I^2 + (\Delta i)^2 / 3} \approx \frac{n_3}{n_1} \sqrt{D} \, I$$

(this neglects transformer magnetizing current)

Other component stresses can be found in a similar manner. Magnetics design is left for a later chapter.

			7.25 B
Forward converter design, CCM	И	Flyback converter design, CCM	M.
Design variables		Design variables	
reset winding turns ratio n_2/n_1	-	turns ratio n_2/n_1	0.125
turns ratio n_3 / n_1	0.125	inductor current ripple Ai	3A ref to sec
inductor current ripple Ai	2A ref to sec		
Results		Results	
maximum duty cycle D	0.462	maximum duty cycle D	0.316
minimum D , at full load	0.308	minimum D , at full load	0.235
minimum D , at minimum load	0.251	minimum D , at minimum load	0.179
Worst-case stresses		Worst-case stresses	
peak transistor voltage v_{Ql}	780V	peak transistor voltage ν_{Ql}	510V
rms transistor current i_{Ql}	1.13A	rms transistor current i_{Ql}	1.38A
transistor utilization U	0.226	transistor utilization U	0.284
peak diode voltage v_{DI}	49V	peak diode voltage v_{DI}	64V
rms diode current i_{DI}	9.1A	rms diode current i_{DI}	16.3A
peak diode voltage v_{D2}	49V	peak diode current i_{DI}	22.2A
$rms diode current i_{D2}$	11.1A		
rms output capacitor current ic	1.15A	r ms output capacitor current i_c	9.1A

Fundamentals of Power Electronics

Discussion: transistor voltage

Flyback converter

Ideal peak transistor voltage: 510V

Actual peak voltage will be higher, due to ringing causes by transformer leakage inductance An 800V or 1000V MOSFET would have an adequate design margin

Forward converter

Ideal peak transistor voltage: 780V, 53% greater than flyback

MOSFETs having voltage rating greater than 1000V are not available (in 1995) —when ringing due to transformer leakage inductance is accounted for, this design will have an inadequate design margin

Fix: use two-transistor forward converter, or change reset winding turns ratio

A conclusion: reset mechanism of flyback is superior to forward

Forward

1.13A worst-case

transistor utilization 0.226

Flyback

1.38A worst case, 22% higher than forward

transistor utilization 0.284

CCM flyback exhibits higher peak and rms currents. Currents in DCM flyback are even higher

Forward

peak diode voltage 49V

rms diode current 9.1A / 11.1A

rms capacitor current 1.15A

Flyback

peak diode voltage 64V

rms diode current 16.3A

peak diode current 22.2A

rms capacitor current 9.1A

practical application of the flyback converter to situations where the load Secondary-side currents, especially capacitor currents, limit the current is not too great.

- load. An infinite number of converters are possible, and several converter, while the buck-boost and Cuk converters arise from properties of these converters are consistent with their origins. Ac outputs can be obtained by differential connection of the cascade connections of buck and boost converters. The 1. The boost converter can be viewed as an inverse buck are listed in this chapter.
- transformers, the transformer can be modeled as a magnetizing For understanding the operation of most converters containing magnetizing inductance must obey all of the usual rules for inductors, including the principle of volt-second balance. nductance in parallel with an ideal transformer. The

Summary of key points

- circuit. The techniques developed in the previous chapters can and capacitor charge balance to find dc currents and voltages, then be applied, including use of inductor volt-second balance may be understood by first replacing the transformer with the The steady-state behavior of transformer-isolated converters use of equivalent circuits to model losses and efficiency, and magnetizing-inductance-plus-ideal-transformer equivalent analysis of the discontinuous conduction mode.
- twice the output ripple frequency. The transformer is reset while In the full-bridge, half-bridge, and push-pull isolated versions of the buck and/or boost converters, the transformer frequency is it transfers energy: the applied voltage polarity alternates on successive switching periods.

Summary of key points

- transistor is off. The transformer magnetizing inductance operates in the discontinuous conduction mode, and the maximum duty cycle is limited. 5. In the conventional forward converter, the transformer is reset while the
- transformer is actually a two-winding inductor, which stores and transfers The flyback converter is based on the buck-boost converter. The flyback . 0
- spreadsheet is an effective way to determine how the choice of turns ratio designer can choose to optimize the converter design. Use of a computer The transformer turns ratio is an extra degree-of-freedom which the affects the component voltage and current stresses.
- Total active switch stress, and active switch utilization, are two simplified figures-of-merit which can be used to compare the various converter ∞.

Chapter 19 Resonant Conversion

Introduction

Sinusoidal analysis of resonant converters 19.1

19.2 Examples

Series resonant converter

Parallel resonant converter

Exact characteristics of the series and parallel resonant 19.3

converters

19.4 Soft switching

Zero current switching

Zero voltage switching

The zero voltage transition converter

Load-dependent properties of resonant converters 19.5


Introduction to Resonant Conversion

large in magnitude, and the small ripple approximation does not apply. subintervals of each switching period. These sinusoidal variations are voltage and current waveforms vary sinusoidally during one or more Resonant power converters contain resonant L-C networks whose


Some types of resonant converters:

- Dc-to-high-frequency-ac inverters
- Resonant dc-dc converters
- Resonant inverters or rectifiers producing line-frequency ac

A basic class of resonant inverters




Several resonant tank networks



ر م

Fundamentals of Power Electronics

Chapter 19: Resonant Conversion



Tank current and output voltage are essentially sinusoids at the switching frequency f_s .


Output can be controlled by variation of switching frequency, closer to or away from the tank resonant frequency

 $5f_s$

current


spectrum

Rectify and filter the output of a dc-high-frequency-ac inverter



The series resonant dc-dc converter


Same as dc-dc series resonant converter, except output rectifiers are replaced with four-quadrant switches:



Quasi-resonant converters

In a conventional PWM converter, replace the PWM switch network with a switch network containing resonant elements.


 $\nu(t)$



networks:

switch

Two



Fundamentals of Power Electronics

Resonant conversion: advantages

The chief advantage of resonant converters: reduced switching loss

Zero-current switching

Zero-voltage switching

zero crossings of tank voltage or current waveforms, thereby reducing resonant converters can operate at higher switching frequencies than Turn-on or turn-off transitions of semiconductor devices can occur at or eliminating some of the switching loss mechanisms. Hence comparable PWM converters

Zero-voltage switching also reduces converter-generated EMI

Zero-current switching can be used to commutate SCRs

In specialized applications, resonant networks may be unavoidable

inductance and winding capacitance leads to resonant network High voltage converters: significant transformer leakage

Resonant conversion: disadvantages

Can optimize performance at one operating point, but not with wide range of input voltage and load power variations


when the load is disconnected, leading to poor efficiency at light load Significant currents may circulate through the tank elements, even

Quasi-sinusoidal waveforms exhibit higher peak values than equivalent rectangular waveforms These considerations lead to increased conduction losses, which can offset the reduction in switching loss

frequency. In some schemes, the range of switching frequencies can Resonant converters are usually controlled by variation of switching be very large

Complexity of analysis

- Simple steady-state analysis via sinusoidal approximation
- Simple and exact results for the series and parallel resonant converters
- · Mechanisms of soft switching
- Circulating currents, and the dependence (or lack thereof) of conduction loss on load power
- Quasi-resonant converter topologies
- Steady-state analysis of quasi-resonant converters
- Ac modeling of quasi-resonant converters via averaged switch modeling



network output voltage waveform, then harmonics can be neglected. If tank responds primarily to fundamental component of switch


Rectifier network Low-pass

Resonant tank network

Switch network

network


Let us model all ac waveforms by their fundamental components.



Tank current and output voltage are essentially sinusoids at the switching frequency f_s .


Neglect harmonics of switch output voltage waveform, and model only the fundamental component.

Remaining ac waveforms can be found via phasor analysis.



If the switch network produces a square wave, then its output voltage has the following Fourier series:


$$v_s(t) = \frac{4V_g}{\pi} \sum_{n=1, 3, 5, \dots} \frac{1}{n} \sin(n\omega_s t)$$



The fundamental component is

$$v_{s1}(t) = \frac{4V_g}{\pi} \sin(\omega_s t) = V_{s1} \sin(\omega_s t)$$


So model switch network output port with voltage source of value $v_{s1}(t)$



Assume that switch network output current is

$$i_s(t) \approx I_{s1} \sin \left(\omega_s t - \varphi_s\right)$$


It is desired to model the dc component (average value) of the switch network input current.




$$\left\langle i_g(t) \right\rangle_{T_s} = \frac{2}{T_s} \int_0^{T_s/2} i_g(\tau) d\tau$$


$$\approx \frac{2}{T_s} \int_0^{T_s/2} I_{s1} \sin(\omega_s \tau - \varphi_s) d\tau$$

$$= \frac{2}{\pi} I_{s1} \cos(\varphi_s)$$



- Switch network converts dc to ac
- Dc components of input port waveforms are modeled
- Fundamental ac components of output port waveforms are modeled
- Model is power conservative: predicted average input and output powers are equal





Assume large output filter capacitor, having small ripple.

 $v_R(t)$ is a square wave, having zero crossings in phase with tank output current $i_R(t)$.

If $i_R(t)$ is a sinusoid:

$$i_R(t) = I_{R1} \sin(\omega_s t - \varphi_R)$$

Then $v_R(t)$ has the following Fourier series:

$$v_R(t) = \frac{4V}{\pi} \sum_{n=1,3,5,...}^{\infty} \frac{1}{n} \sin(n\omega_s t - \varphi_R)$$


Sinusoidal approximation: rectifier


Again, since tank responds only to fundamental components of applied waveforms, harmonics in $v_R(t)$ can be neglected. $v_R(t)$ becomes


$$v_{R1}(t) = \frac{4V}{\pi} \sin(\omega_s t - \varphi_R) = V_{R1} \sin(\omega_s t - \varphi_R)$$

Actual waveforms

with harmonics ignored








Output capacitor charge balance: dc load current is equal to average rectified tank output current

$$\left\langle \left| \left. i_{R}(t) \, \right| \right
angle_{T_{S}} = I
ight.$$

Hence

$$I = \frac{2}{T_S} \int_0^{T_s/2} I_{R1} \left| \sin \left(\omega_s t - \varphi_R \right) \right| dt$$
$$= \frac{2}{\pi} I_{R1}$$




Rectifier input port:

Fundamental components of current and voltage are sinusoids that are in phase

Hence rectifier presents a resistive load to tank network


Effective resistance R_e is

$$R_e = \frac{v_{R1}(t)}{i_R(t)} = \frac{8}{\pi^2} \frac{V}{I}$$



With a resistive load R, this becomes

$$R_e = \frac{8}{\pi^2} R = 0.8106R$$



output port), and is load by effective resistive load (rectifier input port). network is excited by effective sinusoidal voltage (switch network Model of ac waveforms is now reduced to a linear circuit. Tank

Can solve for transfer function via conventional linear circuit analysis.

Solution of tank network waveforms

Transfer function:

$$\frac{\nu_{R1}(s)}{\nu_{s1}(s)} = H(s)$$

Ratio of peak values of input and output voltages:


$$\frac{V_{R1}}{V_{s1}} = \left\| H(s) \right\|_{s = j\omega_s}$$


Solution for tank output current:

$$i_R(s) = \frac{v_{R1}(s)}{R_e} = \frac{H(s)}{R_e} \ v_{s1}(s)$$

which has peak magnitude


$$I_{R1} = \frac{\left\| H(s) \right\|_{s = j\omega_s}}{R_e} \ V_{s1}$$






$$\frac{V}{V_g} = \|H(s)\|_{s = j\omega_s}$$

So we have shown that the conversion ratio of a resonant converter, having switch and rectifier networks as in previous slides, is equal to function is evaluated with the tank loaded by the effective rectifier the magnitude of the tank network transfer function. This transfer input resistance R_e.





$$H(s) = \frac{R_e}{Z_i(s)} = \frac{R_e}{R_e + sL + \frac{1}{sC}} \qquad \omega_0 = \frac{1}{\sqrt{LC}} = 2\pi f_0$$


$$= \frac{\left(\frac{s}{Q_e\omega_0}\right)}{1 + \left(\frac{s}{Q_e\omega_0}\right) + \left(\frac{s}{\omega_0}\right)^2} \qquad Q_e = \frac{R_0}{R_e} \qquad M = \left\|H(j\omega_s)\right\| = -\frac{1}{\sqrt{LC}}$$


series tank network


 $\frac{2I_{s1}}{\pi}\cos\left(\varphi_{s}\right) \quad \frac{4V_{g}}{\pi}\sin\left(\omega_{s}t\right)$

Chapter 19: Resonant Conversion

 $\sqrt{1+Q_e^2\left(rac{1}{F}-F
ight)}$







Example: excitation of tank by third harmonic of switching frequency


Can now approximate $v_s(t)$ by its third harmonic:

$$v_s(t) \approx v_{sn}(t) = \frac{4V_g}{n\pi} \sin(n\omega_s t)$$

Result of analysis:

$$M = \frac{V}{V_g} = \frac{\left\| H(jn\omega_s) \right\|}{n}$$

Fundamentals of Power Electronics




Differs from series resonant converter as follows:

Different tank network

Rectifier is driven by sinusoidal voltage, and is connected to inductive-input low-pass filter

Need a new model for rectifier and filter networks

Model of uncontrolled rectifier with inductive filter network



Chapter 19: Resonant Conversion

Again define

$$R_e = \frac{v_{R1}(t)}{i_{R1}(t)} = \frac{\pi V_{R1}}{4I}$$


In steady state, the dc output voltage ${\it V}$ is equal to the average value


$$V = \frac{2}{T_S} \int_0^{T_{s/2}} V_{R1} \left| \sin \left(\omega_s t - \varphi_R \right) \right| dt = \frac{2}{\pi} V_{R1}$$

For a resistive load, V = IR. The effective resistance R_e can then be expressed

$$R_e = \frac{\pi^2}{8} R = 1.2337R$$

Equivalent circuit model of uncontrolled rectifier with inductive filter network






$$M = \frac{V}{V_g} = \frac{8}{\pi^2} \| H(s) \|_{s = j\omega_s}$$


$$H(s) = \frac{Z_o(s)}{sL}$$

$$Z_o(s) = sL \| \frac{1}{sC} \| R_e$$

Fundamentals of Power Electronics



Construction of H



$$M = \frac{8}{\pi^2} \left\| \frac{Z_o(s)}{sL} \right\|_{s = j\omega_s} = \frac{8}{\pi^2} \left\| \frac{1}{1 + \frac{s}{Q_e \omega_0} + \left(\frac{s}{\omega_0}\right)^2} \right\|_{s = j\omega_s}$$

$$= \frac{8}{\pi^2} \frac{1}{\sqrt{(1 - F^2)^2 + \left(\frac{F}{Q_e}\right)^2}}$$

At resonance, this becomes

$$M = rac{8}{\pi^2} \, rac{R_e}{R_0} = rac{R}{R_0}$$

- PRC can step up the voltage, provided $R > R_0$
- PRC can produce M approaching infinity, provided output current is limited to value less than $V_{g} \, / \, R_{0}$

series and parallel resonant dc-dc converters 19.3 Exact characteristics of the

Define


$$\frac{f_0}{k+1} < f_s < \frac{f_0}{k} \qquad \text{or} \qquad \frac{1}{k+1}$$

mode index
$$k$$

$$\xi = k + \frac{1 + (-1)^k}{2}$$

subharmonic index ξ

$$\leftarrow \quad \xi = 3 \quad \rightarrow \quad \leftarrow \quad = 1 \quad \rightarrow \quad \leftarrow \quad = 1 \quad \rightarrow \quad \leftarrow \quad = 1 \quad \rightarrow \quad \leftarrow \quad \neq \quad = 0 \quad \rightarrow \quad f_0 / 3 \quad f_0 / 2 \quad \qquad f_0$$




Normalized load voltage and current:


$$M = \frac{V}{nV_g} \qquad J = \frac{InR_0}{V_g}$$

Continuous conduction mode, SRC

Tank current rings continuously for entire length of switching period Waveforms for type k CCM, odd k :



Fundamentals of Power Electronics



Fundamentals of Power Electronics

$$M^{2}\xi^{2}\sin^{2}\left(\frac{\gamma}{2}\right) + \frac{1}{\xi^{2}}\left(\frac{J\gamma}{2} + (-1)^{k}\right)^{2}\cos^{2}\left(\frac{\gamma}{2}\right) = 1$$

Where

$$M = \frac{V}{nV_g} \qquad J = \frac{InR_0}{V_g}$$
$$\gamma = \frac{\omega_0 T_s}{2} = \frac{\pi}{F}$$

- Output characteristic, i.e., the relation between M and J, is elliptical
- M is restricted to the range


$$0 \le M \le \frac{1}{\xi}$$

For a resistive load, eliminate J and solve for $M \vee s$. γ

$$M = \frac{\left(\frac{Q\gamma}{2}\right)}{\xi^4 \tan^2\left(\frac{\gamma}{2}\right) + \left(\frac{Q\gamma}{2}\right)^2} \left[(-1)^{k+1} + \sqrt{1 + \left[\xi^2 - \cos^2\left(\frac{\gamma}{2}\right)\right] \left[\xi^4 \tan^2\left(\frac{\gamma}{2}\right) + \left(\frac{Q\gamma}{2}\right)^2\right]} \right]$$

Exact, closed-form, valid for any CCM

complete half-cycles. The output diodes then become reverse-biased Type k DCM: during each half-switching-period, the tank rings for kfor the remainder of the half-switching-period.



Fundamentals of Power Electronics

Conditions for operation in type k DCM, odd k:

$$f_s < \frac{f_0}{f_r}$$

$$\frac{2(k+1)}{\gamma} > J > \frac{2(k-1)}{\gamma}$$


$$J = \frac{2k}{\sqrt{}}$$


Conditions for operation in type k DCM, even k:

$$f_s < \frac{f_0}{k}$$


$$\frac{1}{k-1} > M > \frac{1}{k+1}$$

gyrator model, SRC operating in an even DCM:






Fundamentals of Power Electronics




Fundamentals of Power Electronics



Fundamentals of Power Electronics

19.3.2 Exact characteristics of the parallel resonant converter



Normalized load voltage and current:

$$M = \frac{V}{nV_g} \qquad J = \frac{InR_0}{V_g}$$

Parallel resonant converter in CCM

CCM closed-form solution

$$M = \left(\frac{2}{\gamma}\right) \left(\varphi - \frac{\sin\left(\varphi\right)}{\cos\left(\frac{\gamma}{2}\right)}\right)$$

 \mathfrak{S}_0

$$-\cos^{-1}\left(\cos\left(\frac{\gamma}{2}\right) + J\sin\left(\frac{\gamma}{2}\right)\right) + \cos^{-1}\left(\cos\left(\frac{\gamma}{2}\right) + J\sin\left(\frac{\gamma}{2}\right)\right)$$

9

for
$$0 < \gamma < \pi$$
 for $\pi < \gamma < 2\pi$


 $i_L(t) \downarrow$

or
$$0 < \gamma < \pi$$
or $\pi < \gamma < 2\pi$

or
$$\pi < \gamma < 2\pi$$

$$\int_{V_{C}(t)} v_{C}(t) dt$$

for
$$\pi < \gamma < 2\pi$$



Fundamentals of Power Electronics

Parallel resonant converter in DCM

Mode boundary

$$J > J_{crit}(\gamma)$$
 for DCM $J < J_{crit}(\gamma)$ for CCM

$$J < J_{crit}(\gamma)$$
 fo

$$J_{crit}(\gamma) = -\frac{1}{2}\sin(\gamma) + \sqrt{\sin^2(\frac{\gamma}{2}) + \frac{1}{4}\sin^2(\gamma)}$$

DCM equations

$$M_{Co} = 1 - \cos(\beta)$$
$$J_{Lo} = J + \sin(\beta)$$
$$\cos(\alpha + \beta) - 2\cos(\alpha) = -1$$
$$-\sin(\alpha + \beta) + 2\sin(\alpha) + (\delta - \alpha) = 2J$$

$$-\beta$$
 - 2 cos (α) = -1

$$\beta + \delta = \gamma$$


$$\beta + \delta = \gamma$$

$$\beta + \delta = \gamma$$


$$M = 1 + \left(\frac{2}{\gamma}\right)(J - \delta)$$

(require iteration)

Fundamentals of Power Electronics



53



Fundamentals of Power Electronics

 $^{8}\Lambda/\Lambda=W$

Fundamentals of Power Electronics

Soft switching can mitigate some of the mechanisms of switching loss and possibly reduce the generation of EMI


Semiconductor devices are switched on or off at the zero crossing of their voltage or current waveforms: Zero-current switching: transistor turn-off transition occurs at zero caused by IGBT current tailing and by stray inductances. It can current. Zero-current switching eliminates the switching loss also be used to commutate SCR's.

induced by diode stored charge and device output capacitances. switching. Zero-voltage switching eliminates the switching loss Zero-voltage switching: transistor turn-on transition occurs at zero voltage. Diodes may also operate with zero-voltage

Zero-voltage transition converters are modified PWM converters, in which an inductor charges and discharges the device capacitances. Zero-voltage switching is usually preferred in modern converters. Zero-voltage switching is then obtained.

19.4.1 Operation of the full bridge below resonance: Zero-current switching

Series resonant converter example




Operation below resonance: input tank current leads voltage Zero-current switching (ZCS) occurs


resonance: tank input dominated by tank Operation below impedance Z_i is capacitor.

 $\angle Z_i$ is positive, and tank input current leads tank input voltage.


crossing of the voltage waveform $i_s(t)$ occurs Zero crossing of the tank input current before the zero




Switch network waveforms, below resonance Zero-current switching



Fundamentals of Power Electronics






 Q_1 turns on while D_2 is conducting. Stored charge of D_2 and of semiconductor output capacitances must be removed. Transistor turn-on transition is identical to hardswitched PWM, and switching loss occurs.

19.4.2 Operation of the full bridge below resonance: Zero-voltage switching

Series resonant converter example




Operation above resonance: input tank current lags voltage Zero-voltage switching (ZVS) occurs


Operation above resonance: tank input impedance Z_i is dominated by tank inductor.

 $\angle Z_i$ is negative, and tank input current lags tank input voltage.

Zero crossing of the tank input current waveform $i_s(t)$ occurs after the zero crossing of the voltage $v_s(t)$.



The same of the sa




 $i_s(t)$

 $v_{s}(t)$

Conduction sequence: $D_1 - Q_1 - D_2 - Q_2$ Q_1 is turned on during D_1 conduction interval, without loss


Fundamentals of Power Electronics




PWM. Switching loss may occur (but see increase to V_{g} . Transistor turn-off transition is identical to hard-switched conducting. Voltage across Q_1 must When \mathcal{Q}_1 turns off, D_2 must begin next slide).

Fundamentals of Power Electronics

Soft switching at the ZVS turn-off transition




- Introduce small capacitors C_{leg} across each device (or use device output capacitances).
- Introduce delay between turn-off of \mathcal{Q}_1 and turn-on of \mathcal{Q}_2 .




Tank current $i_s(t)$ charges and discharges C_{leg} . Turn-off transition becomes lossless. During commutation interval, no devices conduct.

So zero-voltage switching exhibits low switching loss: losses due to diode stored charge and device output capacitances are eliminated.

Basic version based on full-bridge PWM buck converter



- Can obtain ZVS of all primaryside MOSFETs and diodes
- Secondary-side diodes switch at zero-current, with loss
- Phase-shift control



Chapter 19: Resonant Conversion

Resonant inverter design objectives:

- 1. Operate with a specified load characteristic and range of operating points
- With a nonlinear load, must properly match inverter output characteristic to load characteristic
- 2. Obtain zero-voltage switching or zero-current switching
- Preferably, obtain these properties at all loads
- Could allow ZVS property to be lost at light load, if necessary
- 3. Minimize transistor currents and conduction losses
- To obtain good efficiency at light load, the transistor current should scale proportionally to load current (in resonant converters, it often doesn't!)

Inverter output i-v characteristics

Two theorems

- Dependence of transistor current on load current
- Dependence of zero-voltage/zero-current switching on load resistance
- Simple, intuitive frequency-domain approach to design of resonant converter

Examples and interpretation

- Series
- Parallel
- · LCC

Inverter output characteristics

Let H_{∞} be the open-circuit $(R \rightarrow \infty)$ transfer function:

$$\left| \frac{v_o(j\omega)}{v_i(j\omega)} \right|_{R \to \infty} = H_\infty(j\omega)$$

and let $Z_{o\theta}$ be the output impedance (with $v_i \rightarrow$ short-circuit). Then,


$$v_o(j\omega) = H_{\infty}(j\omega) \ v_i(j\omega) \ \frac{R}{R + Z_{oo}(j\omega)}$$

The output voltage magnitude is:

$$\left\| v_o \right\|^2 = v_o v_o^* = \frac{\left\| H_\infty \right\|^2 \left\| v_i \right\|^2}{\left(1 + \left\| Z_{oo} \right\|^2 / R^2 \right)}$$

with
$$R = \left\| v_o \right\| / \left\| i_o \right\|$$

Fundamentals of Power Electronics



This result can be rearranged to obtain

$$\|v_o\|^2 + \|i_o\|^2 \|Z_{o0}\|^2 = \|H_\infty\|^2 \|v_i\|^2$$


Hence, at a given frequency, the output characteristic (i.e., the relation between $\|\nu_o\|$ and $\|i_o\|$) of any resonant inverter of this class is elliptical.

General resonant inverter output characteristics are elliptical, of the form

$$rac{\left\| v_o
ight\|^2}{V_{oc}^2} + rac{\left\| i_o
ight\|^2}{I_{sc}^2} = 1$$

$$V_{oc} = \|H_{\infty}\| \|v_i\|$$

$$I_{sc} = rac{\left\|H_{\infty}\right\| \left\|v_i
ight\|}{\left\|Z_{o0}
ight\|}$$





This result is valid provided that (i) the resonant network is purely reactive, and (ii) the load is purely resistive.

Matching ellipse to application requirements


Electronic ballast

Electrosurgical generator





Input impedance of the resonant tank network



where

$$Z_{i0} = \left. rac{\mathcal{V}_i}{\dot{i}_i} \right|_{R o 0}$$
 $Z_{i\infty} = \left. rac{\mathcal{V}_i}{\dot{i}_i} \right|_{R o \infty}$

$$Z_{o0} = \frac{V_o}{-i_o}$$
 $Z_{o\infty} = \frac{V_o}{-i_o}$

Other relations

Reciprocity

$$\frac{Z_{i0}}{Z_{i\infty}} = \frac{Z_{o0}}{Z_{o\infty}}$$

Tank transfer function

$$H(s) = \frac{H_{\infty}(s)}{1 + \frac{R}{Z_{00}}}$$

where
$$H_{\infty}=rac{\dot{v_o}(S)}{v_i(S)}igg|_{R o\infty}$$
 $igg|H_{\infty}igg|^2=Z_{o0}\left(rac{1}{Z_{i0}}-rac{1}{Z_{i\infty}}
ight)$

If the tank network is purely reactive, then each of its impedances and transfer functions have zero real parts:

$$Z_{i0} = -Z_{i0}^{*}$$

$$Z_{i\infty} = -Z_{i\infty}^{*}$$

$$Z_{o0} = -Z_{i\infty}^{*}$$

$$Z_{o\infty} = -Z_{o\infty}^{*}$$

$$H_{\infty} = -H_{\infty}^{*}$$

Hence, the input impedance magnitude is


$$\|Z_i\|^2 = Z_i Z_i^* = \|Z_{i0}\|^2 \frac{\left(1 + \frac{R^2}{\|Z_{o0}\|^2}\right)}{\left(1 + \frac{R^2}{\|Z_{oo}\|^2}\right)}$$

 $Z_{i\infty}(s) = sL + \frac{1}{sC_p} + \frac{1}{sC_s}$

 $Z_{i0}(s) = sL + \frac{1}{sC_s}$

 $Z_{i0}(s) = sL + \frac{1}{sC_s}$

 $Z_{i\infty}(s) = \infty$



 $Z_{i\infty}(s) = sL + \frac{1}{sC_p}$

 $Z_{i0}(s) = sL$

Fundamentals of Power Electronics

A Theorem relating transistor current variations to load resistance R

Theorem 1: If the tank network is purely reactive, then its input impedance $||Z_i||$ is a monotonic function of the load resistance R.

- input impedance $\|Z_i\|$ varies monotonically from the short-circuit value So as the load resistance R varies from 0 to ∞, the resonant network $|Z_{io}||$ to the open-circuit value $||Z_{i\infty}||$.
- The impedances $\parallel Z_{i_{\infty}} \parallel$ and $\parallel Z_{i_0} \parallel$ are easy to construct.
- If you want to minimize the circulating tank currents at light load, maximize || Z_{i∞} ||.
- Note: for many inverters, $\|Z_{i_{\infty}}\| < \|Z_{i_{0}}\|$! The no-load transistor current is therefore greater than the short-circuit transistor current.

Previously shown:

$$\left\| Z_{i}
ight\|^{2} = \left\| Z_{i0}
ight\|^{2} rac{\left(1 + rac{R}{\left\| Z_{o0}
ight\|^{2}}
ight)}{\left(1 + rac{R}{\left\| Z_{o\infty}
ight\|^{2}}
ight)}$$

■ Differentiate:

$$\frac{d\|Z_{i}\|^{2}}{dR} = 2\|Z_{i0}\|^{2} \frac{\left(\frac{1}{\|Z_{o0}\|^{2}} - \frac{1}{\|Z_{o\infty}\|^{2}}\right)R}{\left(1 + \frac{R^{2}}{\|Z_{o\infty}\|^{2}}\right)^{2}}$$

Derivative has roots at:

$$(i) \quad R = 0$$

ii)
$$R = \infty$$

(i)
$$R = 0$$


(ii) $R = \infty$
(iii) $\|Z_{o0}\| = \|Z_{o\infty}\|$, or $\|Z_{i0}\| = \|Z_{i\infty}\|$

impedance is a monotonic function of R, over the range $0 < R < \infty$. So the resonant network input

In the special case $||Z_{io}|| = ||Z_{i\infty}||$, $||Z_i||$ is independent of R.

Example: $| | Z_i | |$ of LCC

- for $f < f_m$, $|| Z_i ||$ increases with increasing R.
- for $f > f_m$, $||Z_j||$ decreases with increasing R.
- at a given frequency $f_i \parallel Z_i \parallel$ is a monotonic function of R.
 - It's not necessary to draw the entire plot: just construct $\|Z_{i0}\|$ and $\|Z_{i\infty}\|$.



 $\parallel Z_{i0} \parallel$ and $\parallel Z_{i\infty} \parallel$ both represent series resonant impedances, whose Bode diagrams are easily constructed.


 $\parallel Z_{io} \parallel$ and $\parallel Z_{i\infty} \parallel$ intersect at frequency f_m .

For $f < f_m$


then $\parallel Z_{io} \parallel < \parallel Z_{i\infty} \parallel$; hence transistor current decreases as load current decreases

For $f > f_m$

then $\| Z_{io} \| > \| Z_{i\infty} \|$; hence transistor current increases as load current decreases, and transistor current is greater than or equal to short-circuit current for all R



Chapter 19: Resonant Conversion



- No-load transistor current = 0, both above and below resonance.
- ZCS below resonance, ZVS above resonance
- Above resonance: no-load transistor current is *greater* than short-circuit transistor current. ZVS.
- Below resonance: no-load transistor current is less than short-circuit current (for f < f_m), but determined by || Z_{i∞} ||. ZCS.

A Theorem relating the ZVS/ZCS boundary to load resistance R

Theorem 2: If the tank network is purely reactive, then the boundary between zero-current switching and zero-voltage switching occurs when the load resistance R is equal to the critical value R_{crit} , given by

$$R_{crit} = \parallel Z_{o0} \parallel \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}}$$

It is assumed that zero-current switching (ZCS) occurs when the tank input the tank is inductive in nature. This assumption gives a necessary but not sufficient impedance is capacitive in nature, while zero-voltage switching (ZVS) occurs when condition for ZVS when significant semiconductor output capacitance is present.

Previously shown:

$$Z_i = Z_{i\infty} \frac{1 + \frac{Z_{o0}}{R}}{1 + \frac{Z_{o\infty}}{R}}$$

If ZCS occurs when Z_i is capacitive, while ZVS occurs when Z_i is inductive, then the boundary is determined by $\angle Z_i = 0$. Hence, the critical load R_{crit} is the resistance which causes the imaginary part of Z_i to be zero:

$$\operatorname{Im}\left(Z_{i}(R_{crit})\right)=0$$

Note that $Z_{i\infty}$, Z_{o0} , and $Z_{o\infty}$ have zero real parts. Hence,

$$\operatorname{Im}\left(Z_{i}(R_{crit})\right) = \operatorname{Im}\left(Z_{i\infty}\right)\operatorname{Re}\left(\frac{1 + \frac{Z_{o0}}{R_{crit}}}{1 + \frac{Z_{o\infty}}{R_{crit}}}\right)$$
$$= \operatorname{Im}\left(Z_{i\infty}\right)\operatorname{Re}\left(\frac{1 - \frac{Z_{o0}Z_{o\infty}}{R_{crit}}}{1 + \frac{Z_{o\infty}\|^{2}}{R_{crit}}}\right)$$

Solution for R_{crit} yields


$$R_{crit} = \left\| Z_{o0} \right\| \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}}$$

Chapter 19: Resonant Conversion

$$R_{crit} = \left\| Z_{o0} \right\| \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}}$$


- Again, $Z_{i\infty}$, Z_{i0} , and Z_{o0} are pure imaginary quantities.
- If Z_{io} and Z_{io} have the same phase (both inductive or both capacitive), then there is no real solution for R_{crit} .
- occurs for all loads. If $Z_{i\omega}$ and Z_{i0} are both inductive, then ZVS occurs for Hence, if at a given frequency $Z_{i\omega}$ and Z_{i0} are both capacitive, then ZCS
- inductive), then there is a real solution for R_{crit} . The boundary between If Z_{io} and Z_{io} have opposite phase (one is capacitive and the other is ZVS and ZCS operation is then given by $R = R_{crit}$.
- maximum output power. The boundary is expressed in terms of this Note that $R = ||Z_{o\theta}||$ corresponds to operation at matched load with matched load impedance, and the ratio $Z_{i\omega}/Z_{i0}$.

- For $f > f_{\infty}$, ZVS occurs for all R.
- For $f < f_0$, ZCS occurs for all R.
- For $f_0 < f < f_{\infty}$, ZVS occurs for $R < R_{crit}$, and ZCS occurs for $R > R_{crit}$.
- Note that $R = ||Z_{o\theta}||$ corresponds to operation at matched load with maximum output power. The boundary is expressed in terms of this matched load impedance, and the ratio $Z_{i\infty}/Z_{i\theta}$.




$$R_{crit} = \left\| Z_{o0} \right\| \sqrt{\frac{-Z_{i\infty}}{Z_{i0}}}$$

Chapter 19: Resonant Conversion



Typical dependence of R_{crit} and matched-load impedance 11 Z_{o0} 11 on frequency f, LCC example.



Typical dependence of tank input impedance phase vs. load R and frequency, LCC example.

- (or lack thereof) of transistor current on load current, and zero-voltageeffective Q-factor is sufficiently large, and provided that the switching gained into the operation of resonant inverters and dc-dc converters. converter properties, such as the output characteristics, dependence and zero-current-switching transitions, can also be understood using directly related to the tank network transfer function. Other important this approximation. The approximation is accurate provided that the The voltage conversion ratio of dc-dc resonant converters can be The sinusoidal approximation allows a great deal of insight to be frequency is sufficiently close to resonance.
- fundamental components of the tank network waveforms, and the dc Simple equivalent circuits are derived, which represent the components of the dc terminal waveforms.

Summary of key points

- converters are listed here as well. These solutions correctly predict the conversion ratios, for operation not only in the fundamental continuous conduction mode, but in discontinuous and subharmonic modes as Exact solutions of the ideal dc-dc series and parallel resonant ო
- Zero-voltage switching mitigates the switching loss caused by diode recovered charge and semiconductor device output capacitances. preferable to operate each MOSFET and diode with zero-voltage When the objective is to minimize switching loss and EMI, it is switching.
- Zero-current switching leads to natural commutation of SCRs, and can also mitigate the switching loss due to current tailing in IGBTs. 5

Summary of key points

- can be easily understood by simply plotting $\parallel Z_i \parallel$ in the limiting cases as The dependence of the transistor conduction loss on the load current current magnitude, are monotonic functions of the load resistance R. The input impedance magnitude $\parallel Z_i \parallel$, and hence also the transistor $R \to \infty$ and as $R \to 0$, or $||Z_{i\infty}||$ and $||Z_{i0}||$. 9.
- occurs at open-circuit and at short-circuit, then ZVS occurs for all loads. If ZVS occurs at short-circuit, and ZCS occurs at open-circuit, then ZVS The ZVS/ZCS boundary is also a simple function of $Z_{i\omega}$ and Z_{i0} . If ZVS is obtained at matched load provided that $\|Z_{i\omega}\| > \|Z_{i0}\|$.
- The output characteristics of all resonant inverters considered here are function magnitude $\|H_{\infty}\|$, and the output impedance $\|Z_{o0}\|$. These elliptical, and are described completely by the open-circuit transfer quantities can be chosen to match the output characteristics to the application requirements. ω.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:	
☐ BLACK BORDERS	
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	
☐ FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS	
☐ GRAY SCALE DOCUMENTS	
☐ LINES OR MARKS ON ORIGINAL DOCUMENT	
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY	

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.